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PREFACE
The objective of this task was to design, fabricate,ond test motor dr ivcrs for
three-phase: c1cito w6und DC moicrs. Design goals for the three types of drivers wcic
375MA (low power drive­), 2_5 amps (medium power driver), (and 20 amps (high power
+	 driver).
The six individual drivers (three upper and three lower) were to be switched
on or off by six separate digital control signals. Analog control signals deiermi , ► e the cur-
rent level of each upp--r driver.
Adequote power dissi^yition was to be a primary concern in the package
design.
A driver was designed io provide 2.5 amps or 20 amps lo satisfy tlic require-
ments for the 2.5 amp .and 20 amp drivers.
The low po ,.,ver drivers (b each) and a control amplifier were pa_ ,'-aged in a
one-inch squorc flat pack.
The hi dh pDvrer driver is dr ivcn by the low power driver. The analog mode
is used for 2.5 amps, and the switching mode fo r 20 amps. Three high power drivers are
packaged in a single package which is mounted on a heoisink.
4
1 .0
	
MOTOR DRIVER S1; TEM
A DC brushless motor shown in Figure 1 functions Ly clectronically directing
current into the proper windings to elir.inate the need for rnechanical brushes.
A series of lamps and photocell., arranged in the motor provides commands to
a motor-driver package which then directs current into the proper motor winnings. The
d;-iver package also cpntuins a control arnp to control the current level through the motor.
The system pockaged in hybrid flatpacks includes the control arnp c-nd driver circuits.
1 .1	 LOW POWER DRIVER
1.1.1	 Initia l Desig n
The initial objective was to design a circuit to drive the motor reliability
unJ to fulfill the specifications shown in Table 1 . All components selected had to be
available in chip-form for integration into the hybrid package.
Supply Voltage;
Analog Control Input Voltage;
Maximum Voltage Crop at
Saturation-
Maximum Current Drain:
2.4 to 32 volts
0 to 5 volts, 1 ma maximum
100/0 of supply voltage
2.5°0 of maximum current
Table 1. MOTOR DRIVER SPECIFICATIONS
The initial design for the drivers is shown in Fig-ire 2. The selection of a par-
ticular driver switch (upper and lower) is controlled by the decoder. The upper driver also
has a control amp input. This controls the motor current by linearly controlling the on-state
of the upper driver. The lower driver is either on or off with no in between states.
The circuit shown is a basic DTL type of logic operating from 2£1V. The out-
put stages are Darlington circuits.
Typically, NPN power transistors have higher beta and lower saturation volt-
age than PNP devices when operating at high collector current levels. Thus, for the out-
put stage, NPN transistors are used. The motor-driver specification requires that the maxi-
mum voltage drop across the driver at saturation be 10%' of the supply voltage. 'Therefore,
the maximum drop across each switch (upper or lower) is 1 .4 volts with a 28 volt supply.
For a driver stage as shown in Figure 3, the drop consists of V C e of Q1 and
Vh• of 02. Vin rheirP of tk- tyr`e e t' "--e (PNP-NRM or NPN-NPR!) depends upon the
source of the drive (positive or negative).
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Figure 3. OUTPUT DRIVERS
The power dissipation of the output transistor is about 2.6 watts (maximum
power dissiµjtion occurs at half-power point and is equal to 14 volts x 167.5 milliamps).
This m:jst be allowed for ii- the package de sign.
The initial control amp design is shown in Figu- •e 4. Since it is desired To
operate the motor driver package from 28V only, the control kimp will have to take the
lo\v level feedback signal (200 m y maximum) and transform it to a higher voltage. The
control voltage is attenuated from fi ve volts maximum to 200 rnv, max *--num which equals
the feedback voltage,as it felt that greater tew.perature stability can be obtained by maich-
ing the control input voltage to the feedback voltage before transform' , ng to a 'higher volt-
age. This is shifted with zeners to a higher level . The output of the differenrial pair is
amplified by a single transistor and sent to the upper drivers.
1 .1 .2	 Device Selec t ion
All transistors must have high beta arid 	 switching speeds at rated currents
for optimum efficiE.ncy. Units selected must be available boti, in chip and cased form.
For the output driver, which must be able to ooss 0.375 am ps, the Sol itron
SDT5002 was selected. This unit has a beta which is greater than fif:y from Ima to over
one amp and has excellent reverse leakage characteristics.
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4For the drivers, ty'^ , Iola 21-44401 and 2N4 103 trunsistors were chosen. Thule
ty re high buta, medium speed switching transistors.
Current	 Saturation
F	 Cafncity	 Vol tage
Output Transistor	 201	 0.375AI	 VCc
SDT 5002	 50 m1 n2	 A2	 1 .2 max
Driver Transistoi, PNP	 201	 0.01AI	 Vbe
21,04403	 100 m; n2	 0.6A2	 0.•1 max
Driver Transistor, [APN	 201	 0. )A1
21,44401	 100 mi n2	 0.6A2	 0.4 max
1 - Circuit Requirement
2 - Manufacturer's Specification
Table 2. 1 BANS ISTOR SPECIFICATIONS
The com bined saturation voltage exceeds the specification of 1.4V (1 .2 +
0.4 = 1 .6%1). Tests indicated that : , e could expect a voli-age drop of less th=an one volt
total using ihis driver-output combination ai 0.375 amp (all units mutiufaciured were about
one Vol I).
1.1.3	 Power Co nsi derof ic,ns
A calculation of the power consumption for the iniiia! design indicated a need
for improvement. The power calculation showed o requirement of 12 ma from the +28 volt
supply. This is approximately 3.25% of the total delivered power anti is ahov p the speci-
fication of 2.5%.
The lower driver circuit (Figure 5) can be driven directly from the DTL drivers,
eliminating a large number of components and decreasing rower consumption. The typical
bei.a of the drive transistors is high enough tc assure adequate di ive from a typical D1L
stage with a 6K ohm pull-up resistor. This type or' driver can be driven from T11. logic by
putting a current limiting resistor in series with the input.
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The upper drivers (Figure 6) can he simplified by driving the input transistor
directly from the logic and controlling the current al the emiiter. The transistor base-
emiti01 bI_LukJown is greater than six volts and viii not break clown if the maximum voltage
is limited. This is accomplished ley clomping the supply voltage with a five-volt zener.
Switch 1	 Switch 3	 Switch 5
•
Figure 6. CONTROL " -ND" GATE
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6The power consumP±iun now is approximately 3.: ► ma which is less than 1 0,L) of
the maximum (375ma) and is well within tic 2.5% specification.
	
1.1.4	 Breadboard Changes
In the amplifier, the Mier diodes were replaced with resistors before bread-
bourdina cis it woul(4 have been difficult to obtain the type of matching needed -n-ith zener
diodes. Also, a zcncr reguloted supply was added allowing the amplifier some isolation
from noise ca n the 28V line.
The brcadbcxird was then built and k-sted. A bode-plot was made and proper
compensation was added. To assure stobiiity, the open loop gain should roll-off at 6db/
octave (20db/decade) to unity gain. Sufficient compensation was added to assure stability
for any unit (allows p ride pararneter drift or different circuit placement/wiring changes
without recompen;ati on) .
Re:sults of the kreadboord test were satisfoctory except for temperature drift.
To improve thermal stability, a second differential stage was added to the amplifier. the
new operational amplifier schematic is shown in Figure 8. The bode plot for this is shown
in Figure 7.
	
1.1.5	 Packaging Design
The 0.375 amp driver is packaged in a one:-inch square flatpack. A photo-
graph of the final layout is shown in Figure 15.
The control amp is placed off to the side to isolate it from the heat generated
by the power transistors.
To assure good thermal conductivity from the driver transistors to the case,
the transistors were mount-.d to the substrate with a silicon-gold eutectic i,-,nd and the'
substrate was mounted to the case with conductive epoxy.
The calculated therrnal resistance of the high power transistors from junclion
to case is as follows:
Chip 60 C/VV
Bond . 50
 C/W
Subsirate 80C/VV
Bond 30C/VV
Case 80 C/VV
Toto I	 25.50C/VJ
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4Allowinq a 20UoC maximum junction Scmperature and a 85^)C healsin!c tt^rn► -
perature with full dissip:jtion of 2.6W, the maximum allowable case to heatsink thermal
resi stance, will be;
P, 2.00 -85-25.5x2.6 - 18.70C/W
2.6
1 . 1 . G	 Hybrid Prot-otypr-,
A prototype unit wns assembled and tested. To mount the flaipack, a hole
was cut in ilhe curiier and a fan forced air around the flatnock for cooling. Operation of
the flatpack was satisfactory cxcept for thermal drift. Heat transmitted through the flat-
rx7ck from the output d; ivcrs to the control amp was causing a definite shift in the uperoting
point. At f\vo-volt cornmand the driver would start of 150ma and drift to — 130mu as the
heat built up. By turning on drivers further away from the control am p ca n the substrate,
the Effect was reduced.
A metal block with a heatsink attached wcrs designed to improve heat dissi-
pation. The flotpack was mounted to the block with a coating of heatsink compound in
between. This reduced the effect of heat spreading by u large amount (from'-' 20 ma to
5 ma).
Additional improvement was inade by moving resistors, R1 and R2 (see Fig-
unu B), outside the F-Aage. Low temperature coefficirwit resistors were used and the results
were now excellent. The effect of the heat generated in the output transistors on the con-
trol amplifier was minimum,
Several units were built and tested. During thermal cycling, an objectable
amount of drift \vcfs detected that had not existed in the first prototype. Further tests
revealed theft R3 and R4 were not tracking over tempernturc and the degree of tracking
between resistors varied from package to package. A silicon resistor was installed in the
unit. This resistor has two identical resistors on the same chip which Dave mcitched temper-
aturc coefficients. The addition of this resistor reduced the drift to an acceptable level.
The final electrical diagram is shown in Figure 13.
1.2	 HIGH POWER DRIVER
1.2.1	 Initial Desig n
The high power driver must be capable of delivc:ring twenty amps to a load
with a saturation voltage of 1 .4 volts maximum. The switching times must also be short to
provide high efficiency. The input impedance of the high power driver must be such that
the 0.375 amp driver is c,-ipohle of driving it.
A search of available high power transistors showed that NPN devices hc,d
better specifications (higher B, lower saturation), therefore, drivers of the type shown in
Figure 9 will be used. It is suitable for both the upper and lower drivers and can be driven
Motor Load
Feedback Resistor
Y'-- I r, p u t
R1	 R2
4
directly from the 0.375 pacicage. By using n transistor chat has a constant beta frorn Ic^w to
birth currents, the high po,.ver driver can b- used for Ike medium power package. Both the
medium power driver and tine high power driver rn-)st be cupa ble of dissipating r lurge amount
of heat. Thus, the rnediurn power driver would hr- sirn001- to tic high and we can avoid
unn.;cc:;snry duplicotio.n by allowing the output driver to operate in an anolog mode up to
2.5 amps and in a switching mode thereafter (switching can also be used below 2.5 arnp
if desired).
Drive	 4
Figure 9. OUTPUT DRIVER STAGF
The block diagram for switching operotiuns is shown in Figure 10. This is a
fairly standard type of switching regulation. The inductance of the motor windings is used
cis the energy storage device.
Figure 1C. SWITCHING REGULATOR
_12_
.1_
4tl
In operation, starting from Zero with a control input, the motor driver will
scituratc and supply 26V to the motor. The curr ent il,rouct h the inductive winding v:itl
increase exponentially until the input vollarye plus the l -steresis voltage is reacliorl across
the feedback resistors. At this point, the motur driver will turn off anj the volic ► yc across
the ►dolor	 reverse as the field collnpscs. Current will now flow through the c'iode D
and will decrease until the hysteresis voltoge is reuchcd. Tic motor driver will then turn
Oil and the cycle will iepeut.
To assure swilching action, o hysteresis voltage is generated with resistors R1
and R2. Tleis adds or subtracts a sinall voltage from tl ► e control itiput depending oil
output voliagc of the driver (adds at -+ 28V, subtracts at 0). The amount of hysteresis used
for this cuse is 10 mv. Other values can he obtained, as required, by changing RI .
The frequo ncy of switc.hinct is controlled by the hysteresis and the time con-
stant of the motor in the middle of the current range. At the extremes, the frequency will
decrease. Frequency is appru>:imatnly (goal to
f = 2 Lrr'
	
In
	 VF
R m	 VF .F Vh
where:
L m	 -	 inductance of motor
R m	 =	 resistance of motor
VF	 fccdLack vol tagc
Vh	 =	 hysteresis vol iage
VI,	 =	 28 R2
R 1 + R2
Since the control amp has to drive one of three drivers, a feedback loop is needed for the
switched drivers (or gaie). Three diodes and a resistor are used for this (see Figure 1 1).
This allows the switching feedback to operate with any of the drivers.
1 .2.2	 Dc vice Se lec tion
The devices used are important as they determine the efficiency of the driver.
Specifi,-ations of importance are low saturation voltages and fast switching speeds.
Finding the best ► ype of output transistor was difficult. The characteristics
of the group, from which the final selection was made, are shown in Table 3.
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Driver	 ---.-.	 Driver	 Dri vcr
To Control Arr;p
Figure 1 1 . OR GATE
1
F be
Sat	 Vice I ma x	 f T
HFE(10 a mps) ChipSize
Transitron ST14030	 0.8	 EO 60	 5 60 .25 x .25
Sol i tran	 0.3	 80 15 .25 x .25
Powertech PT501	 0.9	 12.0 100	 0.8 36 .5 x .5
Table 3.	 POWER TRANSISTOR SFE CIFICATIONS
The saturation voltage maximum is defined in the specification (1 .4 volis). Tile saturation
voltage is equal to Vb e of the output transistor and VCe of the driver transistor. Tile tran-
sistor
 should be capable of rise and fall times that are 50 to 100 times faster than the
period switched (P - 1 ).t
The Powertech device was eliminated because of its chid size and its slow
spend. Both the Tronsitron and the Soiitron devices were acceptable. the Sclitron tran-
sistor was used as they had the capability of mounting the transistor in a package. The
mounting of a chip the size= of which we are using (0.25 x 0.25 inch) is difficult and re-
quires special equipment.
-14-
•The diode used rrlust have o fast turnoff time and be cop-able of hundl ing
twenty amps. A special diode was made at Solitron for this application.
i . 2.. ^
	
Breadboard Results
A hic;h po,.ver F.rccidb: ►ard .vns Loilt with discrete transistors that were similar
to the ones to bu u,ed. A luud was assembled with air-clapped iron cord inductors arid
resistors to simulate an actwd motor. Compensution of lire high power unit proved to be
difficult. - The addition of Iwo more grin siajes within the loop of Ilie 0.371" ► ump motor
driver gavc a total open loop voltage gain of over one million. Grounds and position of
power-carrying wires became. very cr iiical.
Satisfuctory compensation was obtained by using two pole-zero sets in the
control amplifier, using capacitors Cl, 02, and C3, and using resistors from pins 18, 25,
and 26 to around instead of a common connection. Both saturation voltages and switching
oi.craticr rs were satisfactory although lead placement continued to be critical.
1 .2. 4	 Packaging Design
Initial aticmlits to package the high power c'-iver in a single package were
unsuccessful clue to the size of the power transistor chips us-J. It was therefore decided to
use two prjc',:aces with the upp;:r drivers occupying one and the iuwL. ;'rivers another.
A package simil(,r to a 10--3 case was selected clue to the; relative ease of
rnouniing. To hc;l f) dissifation, the transistor chip was mounted on a beryilln substrate
which is then mOUrlied io the base with U gold-tin preform.
The high power drivers have two specific power dissipation modes, switching
arid saturation. The power dissipation for a transistor when saturatccr (20 amps) is about 30
wails 0 .5V x 20 amiss). Whin operating in the switching mode, worst case exists lust
below the saturation point. This dissipation is:
Suturation losses:
	
30 watts
Transition losses:
	
3 watts
Total:	 33 watts
The thernr_iI rc,-.istance of the high power driver transistors is 0. 5 oC/` Y from
function to case. With a heatsink at 8%o C and 33 watts dissipation, the allowable case to
heat sink thermal resistance is:
I- T = 2000 C - 850C =0_5o CAV x 33W	 3aCA,^
33W
By using c. filled silicon grease between package and heatsink and a total surface runout of
less than 0.005 inches, the maximum thermal resistance should not exceed 0.50C/W.
-15
1 .2.5
	
Hybrid Prototype	 f
A higl ►
 power driver set was fabricotcd and mounted on a hcatsink assembly.
Two problems became w^ , ideni aHer initial turn-on.
Without propel cornpenration in fli- loo;.), oscillations would occur. Tile
olmormal result was that theso oscillotions would turn other drivers on. When an upper and
lower of the -:mc set were or. (1&2, 3& .1, or 5&0), a short oprr.arcd across the po\.,er
supply. The power supply was curren! liraited, but hnd (i Inrge capaciior on the output
50004f ), and the amount of c:nercty this can supply is enough to destroy the output transistors.
The second problem occurred in the lower driv,-r. 'lhe two ohm input resistor:,
,en trimmed to value, 1-.ad so litile orca left that they became unreliable. This problem
wos caused by the abrasive beating down on the resistive rnatei iol and actually decreasing
the resistance cis the resistor was trimmed. Ihis was corrected by using chip resistors in
Inter modo.ls.
A second hybrid prototype package was obtained and tried 	 a new fced-
ba ck connection (,Pee Figure 12). This rcduced the voltage g::in of the circuit without
effecting current gain. With this feedback circuit, a high degree of stability was obtained
and the load dress problem vanished. The compensation on the control amp was chcngcd to
one-pole zero pair.
For the switching mode a check of the feedback voltage was conducted.
Th re was a hysteresis of 10 m y wl ► ich acireed with the culculotions. Removal of thc: switc1 -1-
ing feedback patio caused the unit to go into analog made.
1.2.6
	
Final Des ign
The final circuit used is shown in Figure 14.
1.3	 OPERATIONAL DOTES
1 .3. 1	 Lo.v Power Driver
R18, R19, R30: "These should be low drift, 1% resistors. Diift should not be
more thon -1
	pprn /oC.
Rf: select Rf according to ilie maximum desired output current
	
R f 	— 0.2
I max
Mounting: units should be mvunied on a metal plate with a skin touting of
Duvr Corning 340 or equivulFnt. Adeyuuie pressure (5,11 /I
 
N2) should be applied to keep the
flatpack in intimate contact with the heatsink.
0
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If a lower temperature clrir't is dcsireJ, flee amount of f •,cdback ,,..an be in-
cased. This involves the increasing of Rf r.nd the decreasing of R10.
1 .3.2	 High f oy,c r Dr i`•er
R18, K19, R30: Thcsc should' be low (Lift, 1°,% resis'ors. Drift sh.•uld not
exceed ± 10 pi3 ...,roC.i
Rf, Rcr , RL,: selc;ei R f , Ra , Rb according to the Maximum desired outrut
current .
R	 -	 0:_2f
I max
N	 R	 2800U	
li.MCI x
t
.	 1R h	=	 -7 (Za
Switch iri,I Or; ration: Hysteresis is controlled by raising or lowering of resis-
tor R22. For more hystcresis,a resistor can be cennectcd front pin 4 to pin 3 (parallels R22)
and for less hysteresis,a resistor can be put in series with the line corning into, Pin 4.
Swiiching Frequency: Approximate switcning fit-quency can be calculated
`	 using:
f	 2 L motor In	V feed back
l? motor	 V feedback + hysteresis
t
Mounting: facl-age should be boited to nn appropriate hent.ink % 3 ith two
r mounting bolts. A ihin coating of Dow Corning 340 or equivalent should be usci betwecri
the heatsink and driver.
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